Seminars
The Department of Electrical and Computer Engineering invites prestigious colleagues to speak during weekly graduate seminars. All talks take place from 12:00 pm–1:00 pm. Please see below for venue details.
For questions, please contact the committee chair, Tze Meng Low.
View all previously recorded seminars here. Andrew ID and password are required to view recorded seminars.
Sign up to receive notifications about ECE graduate seminars.
Graduate Seminars
All in-person seminars will follow CMU's gathering requirements in place at the time of the seminar. For those seminars taking place virtually, attendees will receive an email before the seminar with login information.
Box lunches/waters will be provided for the in-person seminars at 11:30 am in Panther Hollow Room, CIC 4th floor.
February 28 - Dr. Deming Chen
Abel Bliss Professor, Electrical and Computer Engineering
Granger College of Engineering
University of Illinois Urbana-Champaign
Title: The Next Wave of HLS: Fully Automated PyTorch-to-Accelerator Design Flow
Abstract: In this talk, we introduce a new design flow, ScaleHLS, that establishes a new High-Level Synthesis (HLS) solution translating AI models described in PyTorch to customized AI accelerators automatically. By adopting PyTorch as input for AI designs (instead of traditional C/C++ for HLS), the lines of code and design simulation time can be reduced by about 10× and 100×, respectively. Meanwhile, despite being fully automated and able to handle various applications, this new flow achieves a 1.29x higher throughput over DNNBuilder, a state-of-the-art RTL-based neural network accelerator on FPGAs. Such AI model-to-RTL flows pave the way for a new wave of HLS that could drive the high-productivity designs of AI circuits with high density, high-energy efficiency, low cost, and short design cycle. Meanwhile, we are also facing existing and new challenges for such HLS solutions, such as ensuring the correctness of the high-level design, accommodating accurate low-level timing/energy information, handling the complexity of 3D circuits and/or chiplet-based design flows, and achieving all these in a highly scalable manner.
Bio: Deming Chen is the Abel Bliss Professor in the Grainger College of Engineering at the University of Illinois Urbana-Champaign. His research interests include hybrid cloud systems, machine learning and AI, reconfigurable and heterogeneous computing, security and confidential computing, and system-level design methodologies. He has published over 290 research papers, received 10 Best Paper Awards and an ACM/SIGDA TCFPGA Hall-of-Fame Paper Award, and delivered over 150 invited talks. His work has had a significant impact, with open-source solutions adopted by industry, such as FCUDA, DNNBuilder, CSRNet, SkyNet, ScaleHLS, and Medusa. Notably, Medusa has been integrated into Nvidia's TensorRT-LLM, improving the speed of large language model (LLM) execution by 1.9-3.6x. He is an IEEE Fellow, an ACM Distinguished Speaker, and the Editor-in-Chief of ACM Transactions on Reconfigurable Technology and Systems (TRETS). Under his leadership, the impact factor of ACM TRETS has increased by 3.8 times. He serves as the Illinois Director of the IBM-Illinois Discovery Accelerator Institute and the Director of the AMD-Xilinx Center of Excellence. Additionally, he has been involved in several startup companies, including AutoESL and Inspirit IoT. He received his Ph.D. in Computer Science rom UCLA in 2005.